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Abstract
Time-to-digital converters (TDCs) are used in various fields, including high-energy physics. One advantage of imple-
menting TDCs in field-programmable gate arrays (FPGAs) is the flexibility on the modification of the logics, which is
useful to cope with the changes in the experimental conditions. Recent FPGAs make it possible to implement TDCs
with a time resolution less than 10 ps. On the other hand, various drift chambers require a time resolution of O(0.1) ns,
and a simple and easy-to-implement TDC is useful for a robust operation. Herein an eight-channel TDC with a variable
bin size down to 0.28 ns is implemented in a Xilinx Kintex-7 FPGA and tested. The TDC is based on a multisampling
scheme with quad phase clocks synchronised with an external reference clock. Calibration of the bin size is unnecessary
if a stable reference clock is available, which is common in high-energy physics experiments. Depending on the channel,
the standard deviation of the differential nonlinearity for a 0.28 ns bin size is 0.13–0.31. The performance has a negligible
dependence on the temperature. The power consumption and the potential to extend the number of channels are also
discussed.
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1. Introduction
Time-to-digital converters (TDCs) are used in vari-
ous fields, including high-energy physics. For example, in
the ATLAS experiment [1], the muon momentum is mea-
sured with monitored drift tube (MDT) chambers based
on TDCs with a bin size of 0.78 ns [2]. They are imple-
mented in application-specific integrated circuits.
Recent moderate field-programmable gate arrays (FP-
GAs) make it possible to implement TDCs with a nanosec-
ond or smaller bin size [3, 4]. Implementation of TDCs in
FPGAs provides the flexibility to deal with the changes
in the experimental conditions. The present TDC for the
MDT chambers includes a transmitter with fixed band-
width of 80 Mbit/s and has limitations on the readout for
increased luminosity [5]. On the other hand, FPGAs can
in general manage the bandwidth change. In addition to
the flexibility, FPGAs have advantages on the availability
of highly reliable circuits, e.g. the clock managers and the
data transceivers [6, 7].
In this study, an eight-channel TDC with a variable bin
size down to 0.28 ns is implemented in a Xilinx Kintex-7
FPGA [8] and tested. The type of the employed FPGA
is XC7K325T-2FFG900, where the speed grade is -2. The
TDC is based on multi-phase clocks managed by a highly
reliable clock manager integrated in the FPGA. Calibra-
tion of the bin size is unnecessary if a stable reference
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clock is available, which is common in high-energy physics
experiments. The logic is simple and easy-to-implement.
This study extends the demonstration described in [9]
by further analysing and interpreting the data as well as
measuring the power consumption. Additionally, the po-
tential to extend the number of channels to 256 is dis-
cussed. This study does not include the measurements
of the radiation tolerance of the FPGA, for which some
results are available in [10].
2. Design of the TDC
Figure 1 shows a block diagram of the TDC. It is based
on a multisampling scheme with quad phase clocks [11, 12,
13]. The input signal is divided into four, and detected by
four D-type flip-flops. The outputs from the D-type flip-
flops are aligned step by step in the chains of additional D-
type flip-flops, where the metastable states are suppressed.
From the pattern of the outputs from the chains, a three-
bit fine time count is provided. The timing of both the
leading and trailing edges is extracted. Figure 2 shows
a timing chart of an example input signal and the quad
phase clocks.
The three-bit time count and a one-bit identifier of the
leading and trailing edges are combined with the data from
a fourteen-bit coarse time counter, and stored in a channel
buffer. The channel buffers for all channels are scanned,
and the data is transferred to a buffer. A three-bit channel
identifier is attached. There is no selection on the data by
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Figure 1: Block diagram of the TDC. The input signal is divided
into four and detected by the D-type flip-flops based on four differ-
ent clock phases. The locations of the four D-type flip-flops are con-
strained to control the difference between the divided signal paths.
The vertical double lines, thick lines, double dashed lines, and dashed
thick line correspond to the clock phases 0◦, 90◦, 180◦, and 270◦,
respectively. The outputs from the four D-type flip-flops are aligned
step by step by the chains of additional D-type flip-flops. The fine
time counter extracts a three-bit time count from the pattern of the
outputs from the chains. The fine time count is combined with the
data from a fourteen-bit coarse time counter, and stored in a channel
buffer. Each channel has a circuit inside the square of the dashed
line. The channel buffers for all channels are scanned, and the data
is transferred to a buffer. A three-bit channel identifier is attached.
The data in the buffer are read out one by one.
Figure 2: Timing chart of an example input and the quad phase
clocks, as well as the resulting inputs into the fine time counter. The
outputs from the four D-type flip-flops corresponding to the four
clock phases are transferred to the fine time counter after a step-by-
step timing alignment by the chains of the D-type flip-flops. The fine
time counter extracts a three-bit time count from the pattern of the
four numbers. In this example, a leading edge is detected and the
timing is extracted from the pattern “0111”.
the trigger, and all the data are simply read out one by
one.
The difference in the lengths of the divided input sig-
nal paths (see Figure 1) is crucial for the TDC perfor-
mance. The locations of the first four D-type flip-flops in
each channel are constrained so that they are close to each
other.
The quad phase clocks are produced by the clock man-
ager of the Kintex-7 FPGA. They are synchronised with
the external reference clock. The maximum clock fre-
quency supported for the FPGA employed in this study
is 933 MHz. The quad phase clock frequency and the
TDC bin size can be varied by changing the external ref-
erence clock frequency. An external reference clock with a
110 MHz frequency corresponds to that of the quad phase
clocks of 880 MHz and a bin size of 0.28 ns.
The dynamic range for a bin size of 0.28 ns is 37 µs.
The dynamic range can be extended by changing the num-
ber of bits for the coarse time counter. A minimal latency
from the signal input to the buffer output is 0.21 µs, while
the latency depends on the rate of the signal input.
3. Demonstrator and Test Setup
Figure 3 shows a picture of the demonstrator, which
consists of a motherboard and a daughter card. The moth-
erboard is compatible with the versatile backplane bus
standard VME [14]. It has a Kintex-7 FPGA (type is
XC7K325T-2FFG900). The system clock is provided from
a LEMO coaxial connector [15]. The output from the
FPGA is read through a gigabit Ethernet with a Trans-
mission Control Protocol processor implemented in the
FPGA (SiTCP) [16]. The daughter card has eight LEMO
coaxial connectors as signal inputs. The input compat-
ible with the NIM fast negative signal [17] is converted
into a 3.3 V LVCMOS signal [18] with Texas Instruments
SN65LVDS348PW [19], and transferred to the FPGA on
the motherboard.
The signal and external reference clocks are from the
pulse generator Agilent 81150A [20]. The standard devi-
ation of the time difference between the leading edges of
the two synchronised pulses from the pulse generator is
30 ps. The performances of bin sizes of 0.78 ns, 0.39 ns,
and 0.28 ns, which correspond to the external reference
clock frequencies of 40 MHz, 80 MHz, and 110 MHz, re-
spectively, were evaluated. Unless otherwise specified, the
results for the 0.28-ns bin size are shown. Although the
leading edges were evaluated, the trailing edges should
produce similar results since common clocks and D-type
flip-flops are used.
4. Differential Nonlinearity
The differential nonlinearity Di is defined by
Di =
ti − tbin
tbin
, (1)
2
Figure 3: Picture of the demonstrator. The NIM input from the
LEMO connectors on the daughter card is converted into 3.3 V LVC-
MOS signal and transferred to the FPGA on the motherboard. The
system clock is provided from a LEMO connector on the mother-
board. The output from the FPGA is read through a gigabit Ether-
net.
Table 1: Relation between the calculated and measured bin sizes
for a channel. The calculated bin sizes are obtained from the input
signal delay with Eq. (2).
Phase j Input signal Calculated Measured
delay ∆j [ns] bin size [ns] bin size [ns]
0 4.62 0.20 0.21
1 4.70 0.20 0.20
2 4.79 0.34 0.36
3 4.73 0.39 0.37
where i (i = 0, 1, 2, ...) is the bin index, ti is the bin size
for bin i, and tbin is the designed bin size. To evaluate Di,
the time difference of the leading edges between the signal
and external reference clocks was measured. Multiple bins
were investigated by scanning the time difference between
the signal and external reference clocks with a 33-ps step
size (Figure 4). A periodic structure with a cycle of four
bins was found. The maximum magnitude of the measured
Di is 0.6.
The delay ∆j before the first D-type flip-flop for each
divided input signal path j (j = 0, 1, 2, 3) was estimated
by a Xilinx Vivado design tool. Based on the estimated
delay, the bin size tj for each quad clock phase j was cal-
culated as
tj = tbin +∆j −∆j+1. (2)
A cyclic relation of ∆4 = ∆0 was used to calculate t3.
Table 1 shows the measured and calculated bin sizes for a
channel. Figure 5 shows the distribution of the difference
between the measured and calculated bin sizes for all 32
quad clock phases of the 8 channels. The difference is
O(0.01) ns, implying that the main source of the periodic
structure in Figure 4 is the difference in the divided input
signal paths.
As a channel-level measure of Di, the deviation σ is
defined for each channel by
σ2 =
1
N
N−1∑
i=0
D2i , (3)
where N is the total number of bins. Figure 6 shows the
result of the measurement of σ. The obtained value, which
varies between 0.13–0.31, depends on the channel.
5. Integral Nonlinearity
The integral nonlinearity I is given by
I =
〈
Tmeasured
〉
− Tinput
tbin
, (4)
where Tinput is the time difference between the leading
edges of the input signal clock and
〈
Tmeasured
〉
is the mean
of the measurements. The time difference was scanned
up to 37 µs, and
〈
Tmeasured
〉
is obtained for each time
difference. The graph is fitted by a linear function I =
A · Tinput + B. The fit result is shown in Figure 7. The
deviation between the slope parameter A and zero is at
most ∼ 2σ, where the uncertainty of A is only 1 ps over
37 µs. The magnitude of the mean of the offset parameter
B is at most 1 × 10−4, which corresponds to an offset of
only 0.03 ps.
6. Time Resolution
The time resolution was evaluated from the measure-
ment of the time difference between the neighbouring lead-
ing edges of the input signal clock. The cycle of the input
signal clock was scanned from 200 ns to 37 µs. Figure 8
shows the difference between the measured and input time
difference. Figure 9 shows the standard deviation of the
difference for each channel. The standard deviation is con-
sidered to be the time resolution. The obtained time res-
olution depends on the channel and ranges 0.08–0.10 ns.
The linear correlation factor between the time resolution
and the deviation σ shown in Figure 6 is 0.9. This result
indicates that the time resolution depends on the differ-
ence between the input signal paths.
For a bin size of 0.28 ns, the time resolution is larger
than the quantisation error as shown in Figure 9. The dif-
ference between the input signal paths has no dependence
on the bin size. On the other hand, the quantisation error
has a linear relation with the bin size. Therefore, the time
resolution is closer to the quantisation error for larger bin
sizes. As an example, for a bin size of 0.78 ns, the mea-
sured time resolution was 0.23 ns for most channels.
7. Temperature Dependence
The temperature dependences of Di, I, and the time
resolution were evaluated with a thermostat chamber ES-
PEC SH-641 [21] for a range of the chamber temperature
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(a) Channel 1.
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(b) Channel 2.
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(c) Channel 3.
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(d) Channel 4.
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(e) Channel 5.
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(f) Channel 6.
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(g) Channel 7.
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(h) Channel 8.
Figure 4: Result of the measurement of the differential nonlinearity Di. The values are shown depending on the bin index i for all the
implemented channels 1–8.
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Figure 5: Histogram of the difference between the measured and
calculated bin sizes for all 32 quad clock phases of the 8 channels.
The magnitude of the difference is less than 0.1 ns for all entries.
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Figure 6: Deviation σ of the differential nonlinearity obtained from
Eq. (3). The values are shown for all the implemented channels.
Table 2: Power consumption of the FPGA estimated by the Xilinx
design tool. The temperature of the FPGA during the power con-
sumption measurement was 8 ◦C higher than that of the thermostat
chamber. Therefore, we employ 28 ◦C and 68 ◦C for a comparison
with the measurement based on the temperature of the thermostat
chamber of 20 ◦C and 60 ◦C, respectively.
Bin size FPGA temperature Dynamic Static Total
[ns] [◦C] [W] [W] [W]
0.28 28 0.56 0.18 0.73
0.28 68 0.56 0.59 1.15
0.78 28 0.43 0.18 0.61
0.78 68 0.43 0.59 1.02
from −10 ◦C to 60 ◦C. The data were acquired after the
temperature of FPGA became stable during the opera-
tion. The temperature of FPGA during operation was
about 8 ◦C higher than that of the chamber. Figure 10
shows the relation between the deviation σ of Di and the
temperature. Figure 11 shows the relation between the
slope parameter A from the linear fit to I and the tem-
perature. Figure 12 shows the relation between the time
resolution and the temperature. The temperature depen-
dence is small in the investigated temperature range.
8. Power Consumption
The power consumption of FPGA for the eight-channel
TDC was estimated by the Vivado design tool. Table 2
summarises the results on the FPGA temperature of 28 ◦C
and 68 ◦C for bin sizes of 0.28 ns and 0.78 ns. Since the
temperature of the FPGA during the measurement was
8 ◦C higher than that of the thermostat chamber, we took
28 ◦C and 68 ◦C as the references. The dominant con-
tributors for the dynamic power consumption are found to
be the clock manager and SiTCP, which spend about 40%
and 30%, respectively. Assuming a linear relation between
the number of channels and the power consumption, the
power consumption per channel for the bin sizes of 0.28 ns
and 0.78 ns is 0.02 W and 0.01 W, respectively.
Figure 13 shows the measured power consumption of
the demonstrator. The measured power consumption for
the 0.28-ns bin size at a chamber temperature 20 ◦C is
4.1 W. The static power consumption of the demonstra-
tor for the same bin size and the same temperature mea-
sured without firmware implemented in FPGA is 2.0 W.
The dynamic power consumption of Texas Instruments
DP83865DVH [19] for Ethernet data transfer, which is
considered the main consumer on the demonstrator other
than FPGA, is estimated to be 1.3 W. The value of 4.1W−
(2.0 W + 1.3 W) = 0.8 W is close to the value estimated
from the Vivado design tool of 0.73 W.
9. Resources and Number of Channels
Table 3 summarises the utilisation of the FPGA re-
sources for the tested eight-channel TDC. Because mul-
tiple clocks with different frequencies are generated, the
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Figure 7: Result of the measurement of the integral nonlinearity I. The values are shown depending on the input time difference for all the
implemented channels 1–8. Curves show the results of a linear fit by I = A · Tinput +B. Fitted values of parameters A and B are also shown
for each plot.
6
Difference between Input and Output (ns)
-0.6 -0.4 -0.2 0 0.2 0.4 0.6
En
tri
es
0
50
100
150
200
250
300
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arises from the nonlinearity of the TDC.
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Figure 10: Temperature dependence on the deviation σ of the dif-
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the integral nonlinearity for the channel 8. The values are shown for
a bin size of 0.28 ns.
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Figure 12: Temperature dependence on the time resolution for the
channel 8. Circle, square, and triangle plots correspond to bin sizes
of 0.28 ns, 0.39 ns, and 0.78 ns, respectively.
C)°Temperature of Thermostat Chamber (
-10 0 10 20 30 40 50 60
Po
w
er
 C
on
su
m
pt
io
n 
(W
)
3.8
4
4.2
4.4
4.6
Bin size: 0.28 ns
Bin size: 0.39 ns
Bin size: 0.78 ns
Figure 13: Measured power consumption of the demonstrator during
the operation. Circle, square, and triangle plots correspond to bin
sizes of 0.28 ns, 0.39 ns, and 0.78 ns, respectively.
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Table 3: Utilisation of the FPGA resources for eight-channel TDC
on the Kintex-7 FPGA. The available resources and the ratios of
the utilised and available resources are also shown. The ratio is the
highest for the clocking resource.
Resource Utilised Available Ratio [%]
Look-up tables 4361 203800 2.1
Registers 5939 407600 1.5
Memory 48 445 10.8
Input/output ports 60 582 10.3
Clocking 14 32 43.8
Table 4: Utilisation of the FPGA resources for 256-channel TDC
on the Kintex-7 FPGA. The available resources and the ratios of
the utilised and available resources are also shown. The ratio is the
highest for the input/output ports.
Resource Utilised Available Ratio [%]
Look-up tables 27682 203800 13.6
Registers 48826 407600 12.0
Memory 180 445 40.4
Input/output ports 292 582 58.4
Clocking 14 32 43.8
ratio of the utilised clocking resources to the total clock-
ing resources is relatively large. Most of the resources of
the look-up tables, the registers, and the random-access
memory are spent by SiTCP.
We developed firmware with 256 channels to discuss
the potential extension of the number of channels. Ta-
ble 4 shows the utilised resources. The ratio of the utilised
input/output ports to the total input/output ports is 58%,
while the ratios for the other elements are smaller. The
difference in the divided input signal delay for each channel
was evaluated by the Vivado design tool. The standard de-
viation of the input signal delay is 0.14 ns. The clock skew
may affect the offset between the channels, but it is within
a range supported for the employed Kintex-7 FPGA.
10. Conclusion
An eight-channel TDC with a variable bin size down
to 0.28 ns was implemented in a Xilinx Kintex-7 FPGA
(XC7K325T-2FFG900) and tested. The TDC is based on
a multisampling scheme with quad phase clocks synchro-
nised with an external reference clock. The measured time
resolution for a 0.28-ns bin size is 0.08–0.10 ns, depending
on the channel. The performance has a negligible depen-
dence on the temperature. Although the actual perfor-
mance was not demonstrated, it is possible to provide the
firmware of a 256-channel TDC in a Xilinx design tool with
a 0.14 ns standard deviation of the input signal delay.
Implementation of TDCs in FPGAs increases the flexi-
bility to modify logics. This feature is advantageous when
coping with the changes in the experimental conditions. If
a stable reference clock is available such as in high-energy
physics experiments, the TDC in this study does not need
to be calibrated. In addition to the flexibility, FPGAs
have advantages on the availability of various highly reli-
able circuits, e.g. clock managers and data transceivers.
Consequently, the FPGA-based TDCs are useful in fields
requiring subnanosecond resolution and simple and robust
operation.
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